

FIXED DELAY TREE SEARCH/DECISION FEEDBACK EQUALIZER USING ABSOLUTE VALUE CALCULATION AND DATA RESTORING METHOD USING THE SAME

5 BACKGROUND OF THE INVENTION

1. Field of the Invention

10 The present invention relates to an equalizer of a digital optical disk recording/reproducing system, and more particularly, to a fixed delay tree search/decision feedback equalizer using an absolute value calculation in a reproducing terminal which reproduces a data passing through a channel and a data restoring method using the same.

2. Description of the Background Art

15 Recently, as a recording density of a recording medium of an optical recording/reproducing system increases, an intersymbol interference is increased between recording data. Thus, a technique allowing a reading terminal of the recording/reproducing system to accurately restore a data is required.

20 Figure 1 is a schematic block diagram showing the construction of a general digital optical recording/reproducing system.

As shown in Figure 1, a data recording terminal 100 of the digital optical recording/reproducing system includes an A/D converter 110 sampling an image/audio signal to digital data; a coding unit 120 for coding the image/audio signal; a recording waveform generating unit 130 generating a recording waveform according to a characteristic of an optical recording medium; a laser disc (LD)

25

drive unit 140 driving an optical diode corresponding to the recording waveform, and a phase lock loop (PLL) 150 for synchronizing in recording a data.

A data reading terminal 200 of the digital optical recording/reproducing system includes: a radio frequency amplifying unit 210 reading and amplifying a data stored in the optical recording medium; an automatic gain controller 220 controlling a gain of the radio frequency amplified signal; a synchronizing unit 240 compensating a time delay; an A/D converter 230 sampling the gain controlled signal to digital data; an equalizer 250 restoring the sampled digital data; a decoding unit 260 removing a noise generated to the restored digital data and detecting and correcting an error for channel transmission; and a D/A converter 270 restoring the decoded digital data to its original image/audio signal.

The operation of the digital optical recording/reproducing system constructed as described above will now be explained.

First, the A/D converter 110 samples an inputted image/audio signal and converts the signal into a digital data.

Then, the coding unit 120 codes the digital data in order to minimize an error or a noise in transmission of the digital data through channel.

Then, the recording waveform generating unit 130 generates a waveform for being recorded in a storing medium according to the coded digital signal, and the LD drive unit 140 records a signal corresponding to the waveform in the storing medium 160.

The radio frequency amplifying unit 210 amplifies the signal detected from the storing medium 160, and the automatic gain controller 220 controls the gain of the amplified signal to a certain level.

Then, the A/D converter 230 samples the gain-controlled signal to digital

data, and the equalizer 250 restores the sampled signal as a data.

At this time, the synchronizing unit 240 synchronizes the equalizer 250 and the A/D converter 230 in order to prevent occurrence of a time delay in sampling and data restoring.

5 Thereafter, the decoding unit 260 removes a noise of the data generated in transmitting it through a channel, detects and corrects an error, and then, the D/A converter 270 restores an original image/audio signal.

At this time, in order to restore an accurate data, the equalizer 250 of the reproducing terminal 200 generally uses a decoding algorithm of a maximum likelihood sequence detection (MLSD) method.

However, the MLSD method is implemented on the basis of a means square error (MSE) in which a minimum distance is computed by the square of an error between the signal inputted to the equalizer 250 and a reference signal and a decoding is performed according to a path metric that accumulates the
15 computed minimum distances.

However, a multiplier used for the minimum distance computation exposes the following problems.

That is, in a high density digital video disc (DVD) system of 15 GB (giga byte) level, a calculation speed of a higher speed is requested, and if it is
20 substantially implemented as an application-specific integrated circuit (ASIC), the computation amount is increased, so that a calculation speed is slow. And since many gates are used, a chip is enlarged in size.

In addition, in order to improve the speed in operating the minimum distance using the MLSD method, if a different calculation method (i.e., an
25 absolute value calculation) is used, a performance is rather degraded.

SUMMARY OF THE INVENTION

Therefore, an object of the present invention is to provide an FDTS/DF
5 equalizer using an absolute value calculation that is capable of reducing the number of gates, improve a calculation speed and reducing the size of a chip.

To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described herein, there is provided an FDTS/DF equalizer using absolute value calculation includes: a feed-forward filter receiving and filtering a sampled signal; a feed-back filter filtering a restored data; a subtractor obtaining a difference between signals respectively filtered by the feed-forward filter and the feed-back filter; and a detector receiving the subtracted signal and detecting a data using absolute value calculation.

15 To achieve the above object, there is also provided a data restoring method of an FDTS/DF equalizer using absolute value calculation including the steps of: obtaining a difference between signals respectively filtered by a feed-forward filter and a feed-back filter; computing an error through absolute value calculation between the signal difference and a reference signal; delaying the error
20 as deep as τ and adding them; storing the added results; obtaining a minimum value of the stored error values and obtaining a path according to the minimum value.

The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed
25 description of the present invention when taken in conjunction with the

accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

5 The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.

In the drawings:

10 Figure 1 is a schematic block diagram showing the construction of a general digital optical recording/reproducing system;

15 Figure 2 is a schematic block diagram showing the construction of an FDTS/DF equalizer in accordance with a preferred embodiment of the present invention;

20 Figure 3 is a schematic block diagram showing the construction of a detector when $\tau=2$ of Figure 2 in accordance with the preferred embodiment of the present invention;

25 Figure 4 is a schematic block diagram showing the construction of a branch metric calculating unit of Figure 3 in accordance with the preferred embodiment of the present invention;

 Figure 5 is a graph showing a mock experiment result in accordance with the preferred embodiment of the present invention; and

 Figure 6 is a graph comparatively showing a result when the FDTS/DF equalizer is implemented as an ASIC in accordance with the preferred embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.

Figure 2 is a schematic block diagram showing the construction of an FDTS/DF equalizer in accordance with a preferred embodiment of the present invention.

As shown in Figure 2, an FDTS/DF equalizer 300 includes a feed-forward filter 310 filtering a signal sampled in an A/D converter; a feed-back filter 320 filtering a restored data; a subtractor 340 obtaining a difference between signals respectively filtered by the feed-forward filter 310 and the feed-back filter 320; a detector 330 receiving the subtracted signal and detecting the restored data according to an FDTS algorithm; and a switching unit 360 performing a training for a predetermined time to initialize the feed-forward filter 310, the feed-back filter 320 and the detector 340, and controlling a coefficient of each filter.

A reference numeral 350 is an adder.

The feed-forward filter 310 makes the signal sampled by the A/D converter 230 to a causal signal. Then, an intersymbol interference of the causal signal is removed by the feed-back filter 320 and inputted to the detector 330.

That is, when the sampled signal is inputted to the feed-forward filter 310, the difference between the feed-forward filtered signal and the feed-back filtered signal is inputted to the detector 330 (at this time, the output of the feed-back filter 320 is a value calculated with the output of the detector 330 outputted prior to one sampling time), and the output signal of the detector 330 is inputted to the feed-

back filter 320. Thereafter, the final output of the detector 330 is restored as a data.

Figure 3 is a schematic block diagram showing the construction of a detector when $\tau=2$ of Figure 2 in accordance with the preferred embodiment of the present invention.

As shown in Figure 2, the detector 330 includes branch metric calculating units 410, 420 and 430 obtaining an error between a signal subtracted by the subtractor 340 and a reference signal; an adding unit 460 delaying values calculated by the branch metric calculating units 410, 420 and 430 as deep as τ and adding them; a path metric memory unit 470 storing the added value; a minimum value calculating unit 480 computing a minimum value of the stored value; and a comparator 490 comparing the minimum values and outputting the smallest value.

Reference numerals 440 and 450 denote delay units.

Figure 4 is a schematic block diagram showing the construction of a branch metric calculating unit of Figure 3 in accordance with the preferred embodiment of the present invention.

As shown in Figure 4, the branch metric calculating units 410, 420 and 430 respectively include an absolute value calculator 510 obtaining an absolute value of a difference between the signal subtracted by the subtractor 340 and the reference signal, and a demultiplexer 520 demultiplexing a signal outputted from the absolute value calculator 510.

The adding unit 460 includes adders 530 and 540 respectively adding the value outputted from the demultiplexer 520 and the path metric prior to the one period of sampling time

The FDTS/DF equalizer constructed as described above will now be

explained with reference to Figures 2 through 4.

The FDTS/DF equalizer 300 uses a recursive branch searching algorithm having a finite depth. After leaving a portion of the intersymbol interference (ISI) appearing in the output of the equalizer 300, the FDTS/DF equalizer 300 performs an MLSD having a limited depth by using the branch searching algorithm.

In addition, the FDTS/DF equalizer 300 delays determination of a recording signal value as deep as τ , accumulates the square of the error of each node of a searching tree in the branch metric calculating unit 410, selects a path having the minimum value, and estimates an original data $x_{k-\tau}$.

That is, if a determination delay value is τ , an output value (Z_k) of the equalizer 300 is given by the below equation (1):

$$Z_k = g_k - \sum_{i=\tau-1}^L W^b(i) \hat{x}_{k-i} \quad (1)$$

wherein g_k indicates an output value passing the feed-forward filter 310, W^b indicates a coefficient of the feed-back filter 320, and 'L' indicates the number of taps of each of filters 310 and 320. At this time, the accumulated path metrics and the branch metrics are represented by the below equations (2) and (3).

$$m_k = \sum_{i=0}^{\tau} (Z_{k-i} - y_{k-i})^2 \quad (2),$$

$$\lambda_k = (Z_k - y_k)^2 \quad (3)$$

wherein y_k indicates a target sequence or a reference signal and given by the below equation (4).

$$y_k = \sum_{i=0}^{\tau} W^b(i) x_{k-i} \quad (4)$$

Accordingly, equation (3) can be represented by below equation (5).

$$\lambda_k = (Z_k - \sum_{i=0}^{\tau} W^b(i) x_{k-i})^2 = (g_k - \sum_{i=\tau-1}^L \hat{W}^b(i) x_{k-i} - \sum_{i=0}^{\tau} W^b(i) x_{k-i})^2 \quad (5)$$

Thereafter, the minimum value calculating unit 480 obtains the minimum values of the path metrics accumulated in the path metric memory unit 470 and accumulates them, and the comparator 490 compares the minimum values and obtains the most minimum value.

And only the branch metric according to the minimum value is left while discarding other remaining branch metrics. Then, only half the existing branch metrics are left. This sequence is repeated and a path which is finally left is the path-restored data $x_{k-\tau}$.

In this manner, the calculation amount of the FDTS/DF detecting method is linearly increased, unlike the MLSD method in which the calculation amount is increased index-functionally according to the length of the intersymbol interference.

Accordingly, the FDTS/DF equalizing method adopting the MLSD of a finite length to the determination node has an excellent performance with less computation amount.

In addition, the detector 330 is constructed by using an absolute value in order to remove the multiplier which occupies much space in the chip. The path metric and branch metric accumulated at this time is expressed in below equation

(7).

$$m_k = \sum_{i=0}^{L-\tau} |Z_{k-i} - y_{k-i}| \quad (6),$$

$$\lambda_k = |Z_k - y_k| \quad (7)$$

The branch metric calculating units 410, 420 and 430 adding unit 460 is implemented by adopting the equations (6) and (7).

Figure 5 is a graph showing a mock experiment result in accordance with the preferred embodiment of the present invention.

As shown in Figure 5, it is noted that the more a signal-to-noise ratio is increased, the less a bit error rate is reduced, resulting in that the performance is improved, and also that there is no difference between the characteristics of the performance of the FDTS/DF equalizer constructed by using the multiplier and the FDTS/DF equalizer constructed by using an absolute value.

Figure 6 is a graph comparatively showing a result when the FDTS/DF equalizer is implemented as an ASIC in accordance with the preferred embodiment of the present invention.

As shown in Figure 6, since the critical path time of the FDTS using an absolute calculation is shorter than that of the FDTS using a multiplier, the operation speed is fast and a cell area representing the size of a chip is reduced.

As so far described, the FDTS/DF equalizer in the reproducing terminal which reproduces a data passing through a channel performs an absolute value operation by using the adder, so that the number of gates can be reduced, the calculation speed can be improved, and the size of a chip can be reduced.

As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the above-described embodiments are not limited by any of the details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims, and therefore all changes and modifications that fall within the meets and bounds

of the claims, or equivalence of such meets and bounds are therefore intended to be embraced by the appended claims.

1055411.012302